library ieee;
use ieee.std_logic_1164.all;

entity and2 is
	port (
		a,b : in bit;
		z : out bit
	);
end entity and2;

architecture DATAFLOW of and2 is
	
begin

	z <= a AND b;

end architecture DATAFLOW;
